Hot carrier injection ͑HCI͒ degradation is evaluated for n-metal oxide semiconductor ͑MOS͒ and pMOS high--fin shaped field effect transistor with ͑100͒ and ͑110͒ sidewall surface orientations. It was found that impact ionization at the source, in addition to the traditional drain side enhances HCI degradation for the V g = V d condition. The degradation increases with decreasing fin length, with negligible dependence on substrate orientation.
I. INTRODUCTION
For future technology nodes below 45 nm, engineered high mobility channels and/or alternative devices such as fin shaped field effect transistors ͑FinFETs͒ will be required in order to meet the high performance requirements. In addition, substrate surface orientation has also demonstrated performance enhancements. 1, 2 Because of their exceptional scalability and relatively simplistic fabrication, FinFETs have become a plausible solution for improved performance in future devices. However, the three-dimensional ͑3D͒ device structure still requires additional process complexities as compared to conventional complementary metal oxide semiconductor ͑CMOS͒ technology. The fabrication process can construct fins with different sidewall channel orientations. Surface orientation or fin structure may be more susceptible to degradation during stress. Possible causes could be due to more Si interface bonds available for bond breakage, 3 or structural properties that impact reliability differently than planar devices. In addition, these devices will most likely require high-gate dielectrics and metal electrodes which also impact reliability differently than conventional planar SiO 2 CMOS devices. In this work, hot carrier injection ͑HCI͒ stress is executed and evaluated on n-metal oxide semiconductor ͑MOS͒ and pMOS high-FinFETs with ͑100͒ and ͑110͒ sidewall surface orientations to understand the impact that fabrication process effects have on sidewall orientation and FinFET device structure when subjected to HCI stress.
II. EXPERIMENT
The starting materials for this work are ͑100͒ silicon-oninsulator wafers with an ϳ90 nm silicon layer and ϳ125 nm buried oxide. The silicon body is slightly p type ͑2 ϫ 10 15 / cm 3 ͒ without any additional channel doping. Conventional 193 nm dry lithography with numerical aperture of 0.7 was utilized to pattern ͑110͓͒110͔ and ͑100͓͒100͔ fin arrays at 200 nm pitch perpendicular and 45°to the notch direction, respectively. Prior to gate stack deposition, a novel annealing and cleaning sequence was utilized to smooth the fin sidewalls and thereby reduce mobility degradation due to surface scattering. 4 The gate stack for these sub-20-nm width fins consists of 1 nm SiO 2 / 2 nm HfSiON / TiN/poly-Si and was planarized prior to reactive ion etching to account for undulation of the gate over the 4:1 aspect ratio 3D channel. The high-dielectric and metal gate were both deposited by atomic layer deposition process to ensure conformality. After gate etch and nitride spacer formation, source/drain ͑S/D͒ implantation using As and B for nMOS and pMOS, respectively, were followed by a 10 s 1070°C spike anneal for activation. A two stage anneal for the nickel silicide process was utilized to control faceting in the S/D regions. Standard oxide based interlayer dielectric, W plug contacts, and Al-Cu metallization complete full CMOS integration. 
FIG. 1. ͑Color online͒
HCI on ͑110͒ and ͑100͒ channel surfaces was carried out on nMOS and pMOS FinFETs of different gate lengths ͑90, 110, and 250 nm, as drawn͒. In the HCI methodology, a stress bias is applied to the gate at a value typically above the operation voltage in an effort to accelerate degradation while applying a bias to the drain at the typical values of
When exposed to this type of stress, devices become susceptible to interface trap generation and hot electron injection ͑from impact ionization͒ into the gate dielectric at the drain side of the device. The stress bias condition was set such that the V g -V t stress condition was 1.3, 1.5, or 1.7 V with interspersed source-to-drain ͑S/D͒ and reverse drain-to-source ͑D/S͒ I d -V g sense measurements to monitor the V t shift ͑⌬V t ͒ and I dsat . sults for impact ionization ͑II͒ rates at the ͑a͒
III. RESULTS AND DISCUSSION
The magnitude of II rate is on the vertical scale, and the II rates are highest at the gate edges near source or drain ͓see FinFET in Fig. 2͑a͔͒ as explained below. The structural parameters used in the simulations were selected to emulate the 90 nm CMOS metal/highFinFET with the channel length ͑L G ͒ and equivalent oxide thickness of 90 and 1 nm, respectively. The doping concentration of the channel ͑N B ͒, source/drain ͑N S/D ͒, and extension ͑N ext ͒ are 10 15 , 10 20 , and 5 ϫ 10 19 cm −3 , respectively, and the doping gradient of extension ͑ ext ͒ is assumed to be 2 nm/ decade. We used the 2D numerical simulator, Taurus-Medici. 5 Under a high gate voltage condition ͑V GS = V DS = 2.5 V͒, and thus high drive current, the body potential under the gate increases because of the Ohmic voltage drop at the source extension with floating body. Thus, the additional peak of the electric field appears at the source junction with increasing V GS due to the elevated body potential. 6 Additional impact ionization at the source, as shown in Figs. 2͑b͒ and 3͑b͒ , induces further hot carrier degradation. This can be severe because of higher injection efficiency due to the higher voltage difference between the gate and the source. Under normal operating conditions ͑low gate bias͒, HCI at the source junction is negligible. However, high gate voltages applied to accelerate degradation can activate the additional HCI process at the source junction, which may result in erroneous lifetime prediction. 6 Measured results in Figs. 4 and 5 illustrate the ⌬V t for various V g -V t conditions after 1000 s of stress. Similar trends are seen independent of orientation except for the pMOS ͑110͒ case ͓Fig. 4͑b͔͒. The ͑110͒ surface is expected to have more interfacial silicon bonds for possible breakage during stress, 3 however, the results show no appreciable degradation over the ͑100͒ surface possibly due to the novel sidewall smoothing and passivation process. 4 During fabrication, the pMOS ͑110͒ devices have a more pronounced overlapped gate structure at the source/drain, and implanted B diffuses efficiently along this surface thereby effectively reducing the channel length causing enhanced HCI degradation. Therefore, this device cannot be directly compared with the others, but it is included for completeness. The insets of Figs. 7 and 8show the channel length dependence where these results illustrate that HCI degradation increases as the fin length decreases or stress voltage increases. 7 In addition, the V g veals similar I dsat degradation demonstrating impact ionization at the source and drain ͑Fig. 6, inset͒.
Planar high-devices have previously demonstrated that "cold" carrier trapping, [8] [9] [10] and possible hole accumulation in the fin body could convolute the HCI degradation when monitoring ⌬V t . Therefore, introducing a cold carrier "discharge" 10 or forward biasing the source junction can detrap cold carriers and remove channel holes, respectively, separating them from HCI degradation. The results illustrate negligible V t recovery ͑Fig. 7͒ suggesting ͑a͒ no significant cold carrier trapping ͑expected for 2 nm high-film 11 ͒, and no significant hole accumulation ͑Fig. 8͒ in the body of the fin for 90 nm nMOS FinFETs on ͑110͒.
IV. CONCLUSION
HCI degradation on nMOS and pMOS FinFETs with HfSiON / TiN on ͑100͒ and ͑110͒ surface orientations was studied. As expected, HCI degradation increases as stress voltage increases and as fin length decreases, irrespective of substrate orientation due to impact ionization at both the source and drain sides. V t shifts show no significant differences due to substrate orientation. Negligible cold carrier trapping or hole accumulation was detected thereby demonstrating that ⌬V t was caused primarily by the trapped charge/ interface state generation caused by impact ionization. FIG. 7 . ͑Color online͒ Cold carrier vs hot carrier comparison with no recovery of ⌬V t after gate stack discharge suggesting only HCI degradation is occurring. FIG. 8 . ͑Color online͒ Hole accumulation in the fin bulk vs HCI where no recovery of ⌬V t occurs after a forward bias is applied to the source ͑inset͒ further supporting HCI degradation.
